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Abstract
The bandgap dependence on the number of atomic layers of some families of 2D-
materials, can be exploited to engineer and use lateral heterostructures (LHs) as high-
performance Field-Effect Transistors (FET). This option can provide very good lattice
matching as well as high heterointerface quality. More importantly, this bandgap
modulation with layer stacking can give rise to steep transitions in the density of states
(DOS) of the 2D material, that can eventually be used to achieve sub-60 mV/decade
subthreshold swing in LH-FETs thanks to an energy-filtering source. We have observed
this effect in the case of a PdS2 LH-FET due to the particular density of states of its
bilayer configuration. Our results are based on ab initio and multiscale materials and
device modeling, and incite the exploration of the 2D-material design space in order
to find more abrupt DOS transitions and better suitable candidates.
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Semiconductor heterostructures of the III-V and II-VI materials systems have played
a fundamental role in the progress of electronics and optoelectronics. Firstly proposed by
Kroemer in the 1950s,1 they have been involved in the invention of quantum-well lasers2
and high-electron-mobility transistors.3 The large number of available two-dimensional (2D)
materials and the possibility to combine them even in the presence of significant lattice mis-
match has led to a new wave of interest in materials engineering based on heterostructures of
2D materials. In particular, 2D materials enable the realization of vertical heterostructures,
also called “van der Waals” heterostructures, consisting in the vertical stacking of layers of
different 2D materials loosely coupled by van der Waals interactions,4,5 and of lateral het-
erostructures (LHs), in which a single 2D layer consists of juxtaposed regions of different
lattice-matched 2D materials.6–9
LHs have been shown to be particularly well suited as channel materials in high per-
formance Field-Effect Transistors (FETs) for digital electronics.10 However, the quality of
the heterojunction is one of the major obstacles towards the experimental demonstration of
high performance LH-FETs. The possibility of fabricating LHs by modulating the stacking
order of a single 2D material provides the opportunity of perfect lattice matching and growth
compatibility, and therefore a chance to obtain high materials quality.11
Recently, a particular group of transition metal dichalcogenides (TMDs) involving noble
transition metals (Pt, Pd, and Ni), combined with S, Se, and Te, have been predicted12
and demonstrated to have strong gap dependence on the number of stacked layers.13 The
so-called “noble TMDs” are, thus, promising contenders to build 2D LHs by modulation
of the number of layers of adjacent regions of the same material. Indeed, these structures
based on noble TMDs –that strictly speaking could be considered homostructures instead
of heterostructures– would be easier to realize than those made of different 2D materials.
Ab initio calculations predict that the bandgap is reduced of more than 1 eV when these
noble TMDs vary from monolayer (1L) to bilayer (2L), leading in some cases to a change
of electronic phase from semiconductor to metal.12,14 Monolayer and few-layer PtS2 and
2
PtSe2 have already been synthesized,
15–17 and devices such as Schottky barrier diodes on
silicon have been fabricated.18 More recently, FETs made of few-layer PdSe2 and PtSe2 have
been experimentally realized showing ambipolar transfer characteristics13,19,20 and a large
dependence of PtSe2 conductance on the number of layers has been observed.
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There is an additional advantage of some noble TMDs in their bilayer form: their density
of states (DOS) exhibits a steep non-monotonic variation around the Fermi energy that can
be used as an energy filtering mechanism in order to obtain a subthreshold swing (SS) of the
FET smaller than the Boltzmann limit of 60 mV/decade at room temperature. Indeed, in
thermionic FETs the inverse of the maximum slope of the current-voltage characteristics is
limited to SS= kBT/q ln(10) per decade, where kB is Boltzmann constant, q is the elementary
charge, and T is the absolute temperature.21–23 This provides a room temperature SS value of
= 60 mV/decade. A lower value can only be obtained if 1) injection is energy-constrained,
such as in a Tunnel FET24,25 or using impact ionization,26 or 2) if an effective negative
capacitance is realized in the gate oxide stack, thus amplifying the surface potential at
the channel.27,28 In particular, the energy-constrained injection from a steep DOS source
has been demonstrated very recently using a graphene source in combination with a CNT
channel in21 or a MoS2 channel in.
22,23 We show here that this effect can be achieved in a
system based on a single 2D material, specifically PdS2, where a bilayer source (injecting
into a monolayer channel) can provide sufficient energy filtering to yield an SS below the
Boltzmann limit.
In this work we investigate the potential of noble TMDs as channel materials for LH-
FETs, showing the possibility to engineer an energy-filtering source in order to obtain sub-
60 mV/dec SS at room temperature and to design devices with competitive figures of merit
when compared to the predictions of the International Roadmap for Devices and Systems
(IRDS).29 Finally, we show that noble TMDs enable the realization of a 2D resonant tun-
neling diode (RTD) based on LHs obtained with modulation of the number of atomic layers.
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Results and discussion
Lateral Heterostructure FETs
We have selected those noble TMDs exhibiting a sharp non-monotonic DOS around the Fermi
level and therefore potentially able to achieve SS < 60 mV/decade at room temperature.
Following bandstructure calculations available in the literature,11,14 we have opted for PdS2
and NiS2. Both materials are semimetal in bilayer form and semiconductors in monolayer
form, so it is possible to build a FET with a lateral heterostructure formed by a bilayer source,
a monolayer central channel region, and a bilayer drain. This results in two semimetal-
semiconductor Schottky barriers at the source and drain ends. For the sake of clarity, a
semimetal is a material with zero gap but a relatively low density of states around the Fermi
energy. We have also considered PtS2 which presents a strong modulation of the bandgap
from monolayer to bilayer, still maintaining a semiconducting gap.
We have adopted a multi-scale simulation approach combining different levels of physical
abstraction, ranging from ab initio calculations of materials properties to full device sim-
ulations based on coherent quantum transport.30 We have calculated the electronic band-
structure of monolayer and bilayer PdS2, PtS2, and NiS2 using density functional theory
(DFT) as implemented in the Quantum Espresso suite31 (see Methods). The strong depen-
dence of the electronic structure on the number of layers is highlighted in Fig. 1(a): when
the crystal structure is varied from monolayer to bilayer, PdS2 and NiS2 undergo a phase
change from semiconductor to semimetal, whereas PtS2 has its energy gap reduced from
1.59 eV to 0.48 eV. The drastic variation of the DOS of bilayer PdS2 and NiS2 around the
Fermi level can be exploited to inject carriers from the source with sub-maxwellian energy
tails, leading to SS < 60 mV/decade at room temperature.
The plane-wave DFT basis set has been translated into a Maximally-Localized-Wannier-
Functions (MLWFs) basis set by means of the Wannier90 code,32 that provides us with
tight-binding (TB) Hamiltonians for every material and stacking (see Methods and Fig. S1
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in the Supplementary Information). The TB Hamiltonians are then employed to build a
total Hamiltonian of the lateral heterostructure devices, following the procedure developed
and validated in33 (Fig. 1(b) and Methods). In order to accurately model the Schottky
barrier formed at the bilayer/monolayer interfaces we have performed an energy analysis
from first-principles taking into account the band offsets and the formation of dipoles34 (see
Supplementary Information).
The considered LH-FETs are also illustrated in Fig. 1(c). The length of the bilayer
source and drain regions are Ls/d = 11 nm, 10.4 nm and 16.7 nm for PdS2, NiS2, and PtS2
respectively. They are assumed to be ohmically contacted by the external metal leads with
work-functions 5.6 eV and 5.8 eV for PdS2 and NiS2, respectively, and 5.3 eV/6.0 eV for the
n-type/p-type PtS2. The monolayer 2D channel, with length Lch, is embedded in top and
bottom SiO2, with thickness tox = 0.5 nm.
Sketches of the band-edge profiles of the PdS2 and NiS2 LH-FETs with semimetal source
and drain are shown in Fig. 1(d); the PtS2 LH-FET with small gap source and drain is shown
in Fig. 1(e). The complete MLWF Hamiltonian describing the channel including source and
drain regions feeds the open-boundary Schro¨dinger equation, within the Non-equilibrium
Green Functions (NEGF)35 formalism, that is self-consistently solved with the electrostatics
of the whole device (see Methods) .36,37
In order to study the potential performance of the considered LH-FETs for logic appli-
cations, we set a supply voltage Vdd = 0.5 V, and we simulate the transfer characteristics
for a drain-to-source voltage VDS = Vdd. Those are shown in Fig. 6 in semilogarithmic scale
for channel lengths ranging from Lch ' 5 nm up to Lch ' 10 nm and for the three different
materials. As it can be seen, the bilayer metallic source/drain regions in PdS2 and NiS2
lead to an ambipolar behavior. For channel lengths longer than 10 nm, Ioff is not further
reduced, being the ambipolarity determined by the bandgap of the monolayer channel and
the capability of the bilayer source to inject both kinds of carriers. In this regard, some
improvement might be achieved following the back-gate over/underlapping strategy at the
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source/drain discussed in Ref.38 Here we have tuned the gate workfunction in the PdS2 and
NiS2 devices to 5.52 eV so to observe the crossover between n-type and p-type conduction
at VGS = 0 V.
The PtS2 LH-FET is not ambipolar since it has semiconductor source and drain. In this
case we show in Fig. 6(c) and (d) both the nFET and the pFET characteristics, where the
gate workfunction is tuned to 5.28 eV and 6.2 eV, respectively, to obtain the current in the
OFF state Ioff = 100 nA/µm at VGS = 0 V, as required by the IRDS
29 for high performance
applications where the OFF state corresponds to VGS = 0 V and VDS = ±Vdd. The source
and drain regions have a donor doping with molar fraction ND = 4.1 × 10−2 in the case of
nFET, and acceptor molar fraction NA = 9.5 × 10−2 in the case of pFET. The channel is
undoped for all devices.
Interestingly, the p-type branch of the PdS2 LH-FET IDS − VGS curve exhibits a sub-
maxwellian SS down to 52 mV/decade, as shown in Fig. 3(a). The possibility to achieve
sub-60 mV/decade SS in a thermionic FET has been subject of debate.39,40 In particular, in
Ref.40 the authors argue that the 60 mV/decade limit cannot be beaten in a single barrier
device, although they eventually conclude that the role of the DOS can be essential to reverse
this situation, as has already been experimentally demonstrated in the case of a graphene
source.21
We can discuss the specific mechanism in the PdS2 LH-FET by considering the band
edge profiles shown in Fig. 4(a) for VDS = Vdd and for three different values of VGS in the
subthreshold region of the p-type branch. The Schottky barriers of drain-channel and source-
channel junctions are calculated from first-principles (see Supplementary Information). A
variation of VGS modulates both the conduction and valence band edges in the channel and
the transparency of the Schottky barrier between source and channel. The drop of the DOS
in the source for energy below the source Fermi level (corresponding to −0.5 eV for the
considered bias point) is clearly visible in Fig. 4(b), (where the DOS is obtained from refined
calculations applying, for visualization purposes, a Gaussian smoothing with σ = 10 meV
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–see Supporting Information–) and is responsible for a sharper energy filtering than that
provided by the Maxwell-Boltzmann tail of the occupation factor, and therefore for an SS
lower than the so-called Boltzmann limit. This is even more apparent by considering the
energy spectrum of the current —i.e. the current density per unit energy— for different
values of VGS shown in Fig. 4(c). The slope of the logarithm of the current spectrum as a
function of energy would be exactly −1/(kBT) for a constant DOS, corresponding to one
decade every 60 meV at room temperature. Due to the non-constant DOS in the source,
such slope is however not constant, and in one decade around an energy of −0.7 eV, where
the DOS is dramatically quenched, it is in the range of 30 meV to 50 meV, marked as
a shaded region in Fig. 4(c). This more confined current spectrum is responsible for the
sub-Maxwellian subthreshold swing of the p-type branch transfer characteristics of the PdS2
LH-FET.
Energy filtering is not observed in the n-branch because the DOS of the conduction band
states in PdS2 do not show a similar steep transition (see the Supporting Information for
more details). The effect is neither observed in NiS2 where the small gap of the mono-
layer semiconductor results in large interband tunneling currents and very poor SS (above
200 meV/decade and therefore not shown in Fig. 3(a)). The PtS2 LH-FET has a close
to ideal Maxwellian SS of 60 mV/decade for HP applications due to the dominant Fermi
window tail that restricts the SS.
Other transistor figures of merit for digital electronics are considered in Fig. 3 following
the IRDS specifications for high-performance (HP) applications. In particular, Fig. 3(b)
shows Ion/Ioff ratio, where Ion is the drain current in the ON state – corresponding to
VGS = VDS = ±Vdd and Ioff = 100 nA/µm is the current in the OFF state as defined by
the IRDS for HP. To this purpose, the PdS2 LH-FET exhibits the highest Ion/Ioff ratio for
channel length close to 10 nm thanks to the lower SS just discussed, but not for shorter
channel lengths (down to 5 nm), because of the high Ioff due to ambipolarity and large
source-to-drain tunneling. The situation is worse for the NiS2 LH-FET: its smaller monolayer
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bandgap (0.47 eV) leads to a very poor Ion/Ioff ratio. The PtS2 LH-FET, instead, has a
semiconducting bandgap and negligible source-to-drain tunneling, and therefore exhibits
high Ion/Ioff ratio for Lch down to 5 nm.
Relevant figures of merit for transistor performance in digital circuits are also the intrinsic
delay time τ = (Qon − Qoff)/Ion and the Power-Delay-Product PDP= VddτIon, where Qon
and Qoff are the total mobile charge in the channel in the ON and OFF states, respectively
(Fig. 3(c) and 3(d)). The nFETs based on PdS2 and PtS2 exhibit expected τ and PDP
compliant with IRDS requirements for next technology nodes,10,29 together with an Ion/Ioff
ratio close to 104 for channel lengths of at least 10 nm, which implies acceptable stand-by
power consumption for HP applications.29 The pFETs have slightly worse PDP and τ than
the nFETs, due to the smaller source DOS in the valence band – apparent in Fig. 1(a) – which
is responsible for a smaller Ion, as can be seen in the asymmetric transfer characteristics of
Fig. 6.
While the ambipolarity of PdS2 and NiS2 FETs spoils their use in low power (LP) ap-
plications, PtS2 FETs also satisfy the IRDS requirements to this purpose (i.e. they reach
an Ioff = 100 pA/µm) achieving Ion/Ioff ratios above 10
6 and 105 for n-type and p-type
FETs, respectively (see Supporting Information). For low stand-by power, SS is spoiled in
shorter channel lengths since the tunneling current becomes comparable to the pursued Ioff :
for Lch ≈ 5−8 nm it is in the range 80-100 mV/decade for nFETs and 70-90 mV/decade for
pFETs, deviating considerably from the 60 mV/decade observed in longer channels. Finally,
the PDP is slightly lower and the intrinsic delay time slightly higher than the values obtained
for HP (see Supporting Information for details).
Resonant Tunneling Diode
Finally, we have studied the operation of a 2D Resonant Tunneling Diode based on a PtS2 LH
(LH-RTD). We have considered bilayer PtS2 drain and source regions with length 11.2 nm.
Two monolayer regions act as energy barriers confining a bilayer well. The barrier length
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is Lb = 1.9 nm and the length of the well Lw is varied from 1.9 nm up to 5.6 nm. The
whole 2D channel is embedded in SiO2. Fig. 9(a) shows the IDS vs VDS characteristics
for Lw = 1.9 nm at room temperature. The current has a clear non-monotonic behavior
exhibiting a pronounced negative differential resistance, due to resonant tunneling through
quantized states in the 2D well. The local DOS in the channel is plotted in Fig. 9(b) as a
function of energy and of position along the device length (y) for VDS = 0.25 V and 0.5 V,
corresponding to the main peak and to the valley of the current-voltage characteristics.
Let us stress the fact that the bandstructure of different regions is fully considered in the
calculation, but inelastic processes and heterojunction defects are not included.
The Fermi level at the source (µs) and drain (µd) leads are marked. We have super-
imposed the conduction and valence band profiles to the local DOS colormaps. The alignment
of µs with these quantized energy levels results in resonances in the current spectrum density
and is controlled by VDS. We have also explored different well lengths: Lw = 1.9 nm, 3.7 nm
and 5.6 nm (Fig. 9(c)), observing that the NDR effect is preserved, although the position of
the peak varies with the well length as so does the energy quantization, while the position of
the valley is not modified as it depends on the height of the barrier limiting the thermionic
emission.
Conclusion
We have shown that the strong dependence of the bandgap upon the number of layers
of noble TMDs can be used to devise electron devices based on transport through lateral
heterostructures of TMDs, such as LH-FETs and LH-RTDs.
We have used ab-initio multiscale simulations to demonstrate that LH-FETs based on
PdS2 and PtS2 can comply with IRDS performance requirements
29 for future integrated
circuit technology for high performance digital applications. On the other hand, LH-FETs
made of NiS2 cannot meet such requirements, due to the low gap and ambipolar behavior.
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We have also predicted the steep (submaxwellian) subthreshold behavior of p-type FETs
based on PdS2, due to the asymmetry of the bilayer PdS2 DOS around the Fermi level,
achieving SS=52 mV/decade. This is the first demonstration of this effect in an intrinsic 2D
material, and can be further exploited for device design. It must be noted that in presence of
electron-electron or electron-phonon scattering the behavior of the studied devices would be
degraded with respect to the optimum ballistic condition assumed here, impacting directly
on the achieved sub-Boltzmann slope. Moreover, the SS value for PdS2 FETs is not expected
to boost the device performance stunningly as compared to the conventional limit. However,
and more importantly, the results presented here confirm that the 60mV/decade limit can
be beaten in 2D-based FETs, as it has been proved experimentally in graphene, encouraging
the exploration of new 2D materials with sharper DOS and consequently steeper SSs.
Finally, we have also predicted the possibility of using 2D LHs to obtain a resonant
tunneling diode, with a pronounced peak-to-valley ratio of the current-voltage characteristics,
which is suitable for experimental observation.
Methods
Density Functional Theory as implemented in Quantum Espresso code has been employed
to determine the electronic structure of PdS2, NiS2 and PtS2. The crystal geometry of
monolayer and bilayer 2D crystals is characterized by a 1T arrangement, with a layer of
Pt/Pd/Ni atoms sandwiched between two atomic layers of S atoms. The atoms coordinates
and lattice vectors has been obtained after,14 where a structural optimization of the unitary
cell was performed. We have considered 40 A˚ of vacuum in the direction orthogonal to the
2D layers to minimize spurious interactions between periodic repetitions of the cell. For the
exchange-correlation functional, the local density approximation has been considered under
the Perdew-Zunger41 parametrization within norm-conserving pseudopotentials. The energy
cutoffs for charge density and wavefunction expansions have been set to 360 Ry and 60 Ry
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respectively. A Monkhorst−Pack 10 × 5 × 1 k-mesh has been used for the Brillouin-zone
integration and an energy convergence threshold of 10−6 eV in the iterative solution of the
Kohn-Sham equations was ensured. Additionally, an analysis of the Schottky barriers formed
at the 2L/1L heterojunction has been performed (see Supplementary Information).
Maximally-Localized-Wannier-Functions (MLWFs) have been obtained by means of the
Wannier90 code32 for every material and stacking. For the change of basis, the same k-
sampling of the Brillouin zone as in the DFT simulations has been used to compute the
overlap matrices required to determine the MLWFs. 12 bands around the fundamental gap
have been considered and a threshold of 10−10 A˚ has been set for the total spread change in
the MLWFs in 20 consecutive iterations. The MLWFs band-structures have been calculated
along the same path as in DFT, showing very good agreement (see Supplementary Informa-
tion Fig. S1). The MLWF Hamiltonians of the 1L and 2L regions have been employed to
build the total Hamiltonian of the lateral heterostructure following the procedure presented
in Ref.33
The device simulations consist of the self-consistent solution of the open-boundary Schro¨–
dinger equation, within the Non-equilibrium Green Functions (NEGF)35 formalism, and the
Poisson equation, for which we have used the open-source code NanoTCAD ViDES.36,37 The
construction of the Hamiltonian of the heterostructure from the Hamiltonians of the different
regions/materials requires a careful treatment, with special attention to the mixing of the
interface elements. We have followed the procedure we developed and validated in Ref.33 In
particular, the off-diagonal elements connecting the 1L and 2L regions and determining their
coupling have been assumed to be equal to those of the monolayer region. We have tested
different alternatives for the off-diagonal coupling elements at the interface (see Supplemen-
tary Information) observing little variation in the device behavior. This mixing procedure
provides the best results in terms of robustness in the convergence, preserving computational
accuracy as compared to ab-initio simulations. For all devices we have considered operation
at temperature of 300 K.
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Figure 1: (a): Electronic band-structure on a highly symmetric path along the Brillouin
zone depicted aside in gray with the path marked in red, and density of states integrated in
the whole Brillouin zone, as computed with Density Functional Theory, for monolayer (1L)
and bilayer (2L) PdS2, NiS2, and PtS2. (b): Schematic representation of the construction of
the lateral heterostructure Hamiltonian from the Hamiltonian of the bilayer and monolayer
materials. (c): Schematic of the Lateral Heterostructure FET, with bilayer source, monolayer
channel, and bilayer-drain. (d) Illustration of the energy band edge profile of the PdS2 and
NiS2 LH-FETs , and (e) band edge profile of PtS2 LH-FET.
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Figure 2: Transfer characteristic in semilogarithmic scale for the LH-FETs with PdS2 (a),
NiS2 (b) and p-type/n-type PtS2 (c)/(d) considering a channel length ranging from ' 5 nm
up to ' 10 nm and drain-to-source voltage |VDS| = 0.5 V. In the case of PdS2 and NiS2 an
ambipolar behavior is observed due to the semimetallic source and drain. In the case of
PtS2 we consider both the nFET and the pFET. The channel is always undoped. A metal
gate workfunction of 5.52 eV is assumed in the PdS2 and NiS2 devices to so to observe the
crossover between n-type and p-type conduction at VGS = 0 V. For the PtS2 nFET and
pFET, the gate workfunction is tuned to 5.28 eV and 6.2 eV, respectively, to set Ioff = 100
nA/µm at VGS = 0 V.
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Figure 3: SS, Ion/Ioff , τ and PDP as a function of the channel length, Lch, for the LH-
FETs based on PdS2, PtS2, and NiS2, evaluated according to the IRDS requirements for
high-performance applications: Ioff = 100nA/µm.
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Figure 4: a): Conduction and valence band edge profiles of the PdS2 LH-FET for VDS = −Vdd
and three different values of VGS = −0.07,−0.11,−0.15 V in the subthreshold region of the
p-branch. b) Density of states of the source and of the channel for the corresponding values
of VGS obtained in a dense k-mesh grid, see Supporting Information, and after a Gaussian
smoothing for the energy integration with σ = 10 meV; c) Current spectrum as a function
of energy. In shaded gray the range of slopes between 30 mV/decade and 50 mV/decade.
The 60 mV/decade Boltzmann limit is also plotted.
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Figure 5: a) IDS vs VDS characteristic of the LH-RTD based on PtS2 with Lw = 1.9 nm. Inset:
Schematic of the Lateral Heterostructure RTD b) Local DOS as a function of the energy
and the position along the device length, and current-density spectrum, normalized to the
conductance quantum (G0 = 2q
2/h¯), for the RTD with a Lw = 1.9 nm, for VDS = 0.25 V
and 0.5 V. c) Current-voltage characteristics of the LH-RTD for different well lengths.
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Supplementary Information
Hamiltonian of the lateral heterostructure
In order to build the heterostructure Hamiltonian, one must take notice of the off-diagonal
elements connecting the monolayer and the bilayer regions. In particular, in the Hamiltonian
along the transport direction each block represents a (#wannier centers × #wannier centers)
matrix, and the number of blocks along a row is constrained by the Monkhorst-Pack grid.
The blocks in the off-diagonal elements connect a row of the bilayer region to a column of
the monolayer region, i.e. they connect the last cell of the source and the first of the channel
(and equivalently at the drain end).
Figure 6: Transfer characteristic for the bilayer-monolayer-bilayer PdS2 lateral-
heterostructure FET with a channel length 9.2 nm assuming different coupling between
the bilayer and monolayer regions.
We have tested how different couplings between the monolayer and bilayer affect to the
device. Figure 6 shows the transfer response of the PdS2 LH-FET with 9.2-nm long channel,
comparing three mixing strategies: 1) the one employed in the manuscript, where the off
diagonal elements are assumed to be equal to those of the monolayer region (red circles)
2) a mean of the 1L and 2L coupling values (blue squares), and 3) the bilayer coupling
21
values (yellow diamonds). We observe that regardless the values assigned to the off-diagonal
coupling parameters the transfer characteristic change very little and the SS<60mV/decade
is conserved.
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Band structure
Pt/Pd/Ni
S
Figure 7: Top and lateral views of the 1T crystal structure of monolayer and bilayer PtS2,
PdS2, and NiS2. They are characterized by a 1T structure, with a layer of Pt/Pd/Ni atoms
sandwiched between two atomic layers of S. Electronic band-structure on a highly symmetric
path along the Brillouin zone as computed with Density Functional Theory calculations
(symbols) and with Maximally Localized Wannier Functions (lines).
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Schottky Barrier
To deepen in the analysis of the 2L-1L interface and obtain accurate information on the
Schottky Barrier (SB) formation and the alignment of the bandstructures of the two regions,
we have performed an analysis of a complete 2L-1L heterojunction. First principles calcula-
tions using the Quantum Espresso suite31 (see Methods) have been performed for the 2L-1L
heterojunction. The profile of the vacuum level and the potential profile with respect to the
Fermi level, EF, has been calculated taking into account the formation of dipoles but ne-
glecting the presence of defects. Following the same methodology as in,34 we have extracted
values for the SBs of 0.43 eV, 0.26 eV and 0.41 eV for the PdS2, NiS2 and PtS2 lateral
heterostructures, respectively. These values have later been considered in the construction
of the Hamiltonian for the device simulations.
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Current spectrum for the p-type PdS2 LH-FET
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Figure 8: (Left) Current spectrum for the Lch = 9.2 nm PdS2 LH-FET for the bias points
in the p-branch where the sub-maxwellian SS is achieved. (Right) In order to appreaciate
better the slope of the current spectrum vs. energy we low-pass filtered the current using an
average energy window of 5 meV. In shaded gray the range of slopes between 30 mV/decade
and 50 mV/decade. The 60 mV/decade Boltzmann limit is also plotted.
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Current spectrum for the n-type PdS2 LH-FET
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Figure 9: Current spectrum as a function of energy for the Lch = 9.2 nm PdS2 LH-FET for
three different values of VGS = 0.07, 0.11, 0.15 V in the subthreshold region of the n-type
branch. The 60 mV/decade Boltzmann limit is also plotted. In order to appreaciate better
the slope of the current spectrum vs. energy we low-pass filtered the spectrum using an
average energy window of 5 meV.
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Figures of merit of the PtS2 LH-FET for low stand-by
power applications
Table 1: Figures of merit for several channel lengths of the PtS2 for low-power applications.
Differently from Figure 3 in the main text (evaluated for high-perfomance applications) the
IRDS low-power specifications sets Ioff = 100 pA/µm.
n-type p-type
 Lch SS Ion/Ioff τ PDP SS Ion/Ioff τ PDP
(nm) (mV/dec) (ps) (fJ/µm) (mV/dec) (ps) (fJ/µm)
5.6 108 1.1 · 106 1.15 0.04 90 3.4 · 105 6.1 0.10
7.5 80 3.6 · 106 0.49 0.09 73 7.5 · 105 3.4 0.13
9.3 70 3.9 · 106 0.49 0.10 60 7.5 · 105 3.8 0.14
11.2 63 4.5 · 106 0.47 0.11 60 6.3 · 105 4.8 0.15
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Density of states calculation for the 1L and 2L PdS2
-1,1 -1 -0,9 -0,8 -0,7 -0,6 -0,5
Energy (meV)
1
10
D
O
S
 (
a.
u
.)
σ=10meV (120x120x1)
σ=34 meV (10x5x1)
-0,9 -0,8 -0,7 -0,6 -0,5 -0,4 -0,3
Energy (meV)
1
10
D
O
S
 (
a.
u
.)
σ=10 meV (120x120x1)
σ=34 meV (10x5x1)
Figure 10: DOS of the monolayer (left) and bilayer (right) PdS2 in a 10× 5× 1 Monkhorst-
Pack grid with 0.5 meV of energy resolution and considering a Gaussian smoothing for the
energy integration σ = 34meV (blue) and in a 120 × 120 × 1 Monkhorst-Pack grid with
energy resolution 0.5 meV and after a Gaussian smoothing with σ = 10 meV (orange).
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